| |
PI-2005 Pattern Generator Specifications
|
|
Configuration: |
16 to 64
channels in 16 channel increments |
Clock: |
|
|
Frequency:
|
12 kHz to
225 MHz (Internal Clock)
<1 Hz to 225 MHz (External
Clock)
|
|
Accuracy: |
<1.0% |
|
Resolution: |
<0.625%
of Programmed Value |
|
Period
Jitter: |
<100 ps |
|
External
Clock Input: |
TTL or ECL
levels, software selectable |
|
External
Clock Output: |
LVTTL Levels |
Output
Characteristics: |
|
|
Channel to
channel skew: |
<600 ps |
|
Output
Levels: |
PI-21100 Pattern
Card: LVTTL compatible PI-21101 Pattern
Card: TTL compatible
PI-21102 Pattern
Card: 0-5 V (1 MOhm), 0-2.5 V (50 Ohms) |
|
Rise/Fall
time (10% to 90%): |
LVTTL Outputs: < 3.2 nanoseconds
TTL Outputs: < 2.5
nanoseconds
|
|
Output
Impedance: |
50 Ohms
+/- 10% |
|
Pulse
Duration: |
4.4 ns
minimum |
Channel
Format: |
|
|
Invert/Non-invert: |
Independently
selectable (all channels) |
|
RZ and NRZ
Modes: |
Independently
selectable (all channels) |
|
Tri-state:
|
Independently
selectable (all channels)
Channels 1-16 can be
tri-stated, in pairs (Ch 1-2, 3-4, etc, 15-16), on the fly,
defined at the Subpattern instruction.
|
Program
Lines: |
|
|
Maximum
Number of Lines: |
256 K
(262,144) subpattern instructions and 4 K or 64 K repeat loops |
Subpatterns: |
|
|
Maximum
Length: |
256 K (262,144)
bits |
|
Minimum
Length: |
20
bits |
|
Maximum
Number of Subpatterns: |
3,276 |
|
Maximum
First Level Repeats: |
1,023 |
|
Maximum
Repeats of Loops: |
1,023 |
|
Looping
Limitation: |
Limited
only by maximum lines and FIFO size. |
|
Software: |
PI-PAT
using Windows NT |
|
Power: |
105/240 VAC
@ 50/60Hz |
|
Instrument: |
|
|
Outside Dimensions: |
6.30"
x 9.18" (160.00mm x 233.35mm) |
|
Board Slots: |
Size 6U
Eurocard |
|
Unless otherwise specified, dynamic measurements are made with
all outputs terminated into 50 Ω.
|
|
|